In this paper, we describe a Fortran programming environment using the KOAN Shared Virtual Memory. We then discuss its use for parallelizing a Because benchmark application.
Introduction
Since few years, the shared virtual memory (SVM) paradigm has drawn considerable attention. The basic idea of such a concept is to hide the underlying architecture of distributed memory parallel computers (DMPCs) by providing a virtual address space to the user. DMPC could be thus programmed as more conventional shared memory parallel computers. Unfortunately, few experiments have been done to show the e ectiveness of SVM on DMPCs.
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The KOAN project has been set up to investigate the use of the SVM paradigm on DMPCs and to check whether this concept is adequate to DMPCs or not. Within this project, several aspects are addressed: SVM design, programming interface, parallel code generation and experiments with parallel algorithms. Earlier results demonstrate that a SVM can be an e cient tool for programming DMPCs. However it does not itself solve the problem of programming DMPCs. For SVM to be successful, it is necessary to nd and develop speci c techniques for large parallel applications and also to design compiler capable of generating e cient parallel codes. This is the main objective of the KOAN project.
This paper will present a Fortran programming interface, called Fortran-S. It automatically generates parallel codes for the KOAN SVM running on a iPSC/2 hypercube. We outline some of its functionalities on an example from the Because Benchmark Set (BBS.2.5.1).
The paper is organized as follows: Section 2 introduces the concept of shared virtual memory. In section 3, we present brie y the KOAN shared virtual memory. Section 4 gives details of the main features of Fortran-S. Section 6 details the implementation of the benchmarks BBS.2.5.1 using Fortran-S and outlines the performance results obtained.
Shared Virtual Memory
A Shared Virtual Memory (SVM) provides to the user an abstraction from an underlying memory architecture 5]. It provides a virtual address space that is shared by a number of processes running on di erent processors of a distributed memory parallel computer. In order to distribute the virtual address space, the SVM is partitioned into pages 1 which are spread among local processor memories. Each local memory acts as a large software cache for storing pages. A memory management unit (MMU) is needed to provide the user with a linear address by translating virtual addresses to physical ones. An algorithm that implements a shared virtual memory has to solve three problems: cache coherence, page ownership and page replacement. The following sections present some existing solutions for solving these problems and those we chose in implementing KOAN.
Cache coherence protocol
Since processors may have to read from or to write to the same page, several processors have a copy of a page in their cache. If one processor modi es its copy, other processors run the risk of reading an old copy. A cache coherence protocol is needed to ensure that the shared address space is kept coherent at all times. A memory is considered coherent if the value returned by a read from a location of the shared address space is the value of the latest store to that location 1]. A solution is to have either only one copy of a page with write access mode or multiple copies in read-only access mode. The processor that has written most recently into the page is called the owner of the page. When a processor needs to write to a page that is not present in its cache or is present in read-only mode, it sends a message 1 the granularity a orded by hardware virtual memory to the owner of the page in order to move it to the requesting processor. Then it invalidates all the copies in the system by sending a message to the relevant processors. This strategy is called the invalidation approach.
Page ownership
When a processor needs to access a page, either in write or read access mode, which is not located in its cache, it must ask the owner to send it a copy of the page. This problem is related to the cache coherence protocol described previously. With the invalidation protocol, there is always one owner for a page and the ownership changes according to the page requests coming from other processors. Therefore, the problem is how to locate the current owner of a given page considering that the owner of a page changes. A solution is to update a database that keeps track of the movement of pages in the system. This database can be distributed among the processors as suggested in 5]. Each processor knows exactly the owner of a subset of pages. The subset is xed by a mapping function that takes the page number as an argument and returns the processor number of the owner.
Page replacement
The problem of page replacement arises when a processor is the owner of all the pages located in its cache and there is no more free space in the cache. If it requests a new page, it has to nd space in its cache. It cannot throw away a page from its cache since it owns all the pages. Moreover it cannot save the pages on external high speed storage devices, like disks, since most of DMPCs do not provide such facilities. Consequently, it has to nd a processor which has either a copy of the page or enough space in its cache. If another processor has a copy of the page to be stored, it requires only ownership migration. Otherwise, it requires both page saving and ownership migration. Solutions to this problem are described in 5] and 4].
3 KOAN: a shared virtual memory for the iPSC/2
The KOAN SVM is embedded in the operating system of the iPSC/2. It allows the use of fast and low-level communication primitives as well as a Memory Management Unit (MMU). It di ers from SHIVA described in 6] in that it is an operating system based implementation. It appears that the implementation of SHIVA has been done at the user's level without modifying the iPSC/2 operating system and consequently adds some overhead. The KOAN SVM implements the xed distributed manager algorithm as described in 5] with an invalidation protocol for keeping the shared memory coherent at all times. This algorithm o ers a suitable compromise between ease of implementation and e ciency. Let us now summarize some of the functionalities of the KOAN SVM runtime.
KOAN SVM : a brief overview
KOAN SVM provides to the user several memory management protocol for handling efciently some particular memory access patterns. One of them may occur when several processors have to write into di erent locations of the same page. This pattern involves a lot of messages since the page has to move from processor to processor (ping-pong e ect). At a cost of adding some annotations in the parallel code, we can let them modify concurrently their own copy of a page. Two new constructs: begin weak and end weak which delimit a program section in which a weak cache coherence protocol is used instead of a strong cache coherence protocol. When a end weak is executed, all the copies of a page which have been modi ed in the weak block are merged into one page that re ects all the changes.
A drawback of shared virtual memory on DMPCs is its inability to run e ciently parallel algorithms that contain a producer/consumer scheme: a page is modi ed by a processor and then accessed by the other processors. KOAN SVM can manage e ciently this memory access pattern by using the broadcasting facility of the underlying topology of DMPCs (hypercube, 2D-mesh, etc...). All pages that have been modi ed by the processor in charge of running the producer phase are broadcast to all other processors that will run the consumer phase in parallel. Since the producer has to keep track of all pages that have been modi ed, two new operating system calls are provided in order to specify both the beginning and the ending of the producer phase.
KOAN SVM provides barrier synchronization as well as subroutines to manage critical sections. These features are implemented by using messages instead of shared variables.
Measuring performance is an important issue since it can be di cult to understand the behavior of programs implemented using a shared shared virtual memory. In order to help the user in this task, KOAN provides both performance analysis and software event tracing.
Performance evaluation
We have performed measurements in order to determine the cost of various basic operations for both read and write page faults of the KOAN shared virtual memory. For each type of page fault (read or write), we have tested the best and worst possible situation on di erent numbers of processors. For a 32-processor con guration, the time required to solve a read page fault are in the range of 3:412 ms to 3:955 ms. For a write page fault, timing results are in the range of 3:447 ms to 10:110 ms depending on the number of copies that have to be invalidated (as a comparison the shortest message costs 0:3 ms). variable is updated at synchronization point
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broadcast to all processors the modi cation Figure 1 : Main directives tion) inserted in the program. The main advantages of using directives is that the parallel program can be compiled for a workstation (sequential emulation of intrinsic are provided). Fortran-S also provides message based primitives that can be used to enhance the e ciency of a program.
In this section we describe the basis of the rst fortran-S prototype. Many enhancements are planned, and many of the current limitation should be removed.
Shared Variables
A variable is declared as shared to the compiler using a directive, the default status for a variable is private. Private variables are duplicated on all processors. A shared variable can only be declared in the main program. They can be passed as a parameter as any other variables. A shared variable is declared using the following directive 2 :
2 Name of variables must be lower case in the directives
SPMD Execution
Parallel execution is achieved using an SPMD execution 2] 10] (Single Program Multiple Data) instead of a Fork-Join model (for instance PCF). At the beginning of the program execution, a thread is created on each processor and each processor starts to execute the program. If no sequential region is declared then all the processors execute the same program.
The work sharing is obtained using shared variables and a parallel do construct. The iterations of the loops are distributed among the processors. Processors are synchronized after each processor has completed its set of iterations. A parallel loop is declared using the directive:
The string "BLOCK" indicates the scheduling strategy of the iterations. The strategies are:
1. "BLOCK": chunks of iterations are assigned to processors 2. "CYCLIC": rst iteration is a ected to the rst processors, second to the second processor, and so on. 3. ... The present distributions are static (i.e. set at compile time), but later versions will include dynamic distributions of iterations (for instance guided self-scheduling 8]). DoShared loop can be nested, but only the iterations of the outermost DoShared loop are considered for parallel execution.
Sequential Regions
The model also supports sequential region of code that are executed on one single processor. It should be noted that a parallel loop cannot appear in a sequential region due to the SPMD execution mode (no thread creation) and vice-versa.
Weak Coherence and Broadcasting
Weak coherence protocol can be acceded using the following directive (see section 3.1 about the weak coherence protocol):
Where y is a shared variable. For instance in the following loop the variable y is written simultaneously by many processors, so there will be a ping-pong phenomena on pages acceded by more that one processor. The weak coherence protocol removes that phenomena. The broadcasting facility can be used using the following directives:
where var is a shared variable. For instance, in the following example, the directive BeginBroadcast(v) is used to indicate that modi cation, done on one processor, to the shared array v must be recorded. The directive EndBroadcast() indicates that the modications must be broadcast to all the processors. Implicitly the directives BeginBroadcast(v) and EndBroadcast() de ne a sequential code region (as the directives C$ann BeginSeq()] and C$ann EndSeq()]). This strategy is useful since in the parallel loop do 200 j=i+1,m the modi ed part of array v is used by all the iteration of the loop. 
Message Based Primitives and Intrinsic
In many case it is more e cient to used message based primitives instead of shared variables. For instance in order to get a global maximum in the following example, it is more e cient to compute the maximum over each processor then merge the results using the DGLOBALMAX function rather than shared variables to gather local maximums. Most of the message based primitives are provided by the iPSC/2 library. Some of the intrinsic functions are given in table 2. The compiler is implemented using the sigma system developed at Indiana University 3].
The system provides support for annotations and program transformations. The organization of the system is shown on gure 3. The new Fortran program makes the call to the KOAN primitives. It also contains synchronization points for updating shared variables in sequential regions. In sequential regions if a reference is made to a shared variable (i.e. requires synchronization for updating) or a private variable (no synchronization) runtime tests are added to decide whether a variable is shared or privates.
6 Programming BBS 2.5.1 with Fortran-S
The benchmark BECAUSE BBS 2.5.1 benchmark program is based on the matrix assembly that occurs in the Everest semiconductor device modeling code. Only the Poisson's equation solver has been used. It consists of a simpli ed matrix assembly loop over a quasi realistic mesh 9]. The assembly process to parallelize is the following:
foreach element in mesh do: main loop to parallelize Make local copy of element data: Access to the shared data Evaluate divergence contributions : local access Add charge contributions to PJACOB, PRHS: local access Add PJACOB, PRHS into global array RHS: global data access endforeach This loop is not parallel due to the write access to the shared array RHS (contribution of all the processors are added to that vector). The contribution of all nodes are summed in that array. The contribution of a node can be added to an element of RHS updated by another processor. Parallelizing using Fortran-S does not take into account the mesh structure. The mesh arrays are declared as shared variables and so accessible to all processors. Changing the mesh does not modify the code, but in some case may modify load balancing and locality of accesses. The parallelization technique we have applied consists in storing the contribution of a node in a local copy of the RHS vector. The local contributions are then merged into the RHS vector. This particularly means an increase in memory usage because each processor has its own copy of RHS. As a consequence, only the accesses to the shared mesh are done in the parallel loop, all other computations are done on private data. The merge of the data is done after the parallel loop. Figure 4 shows the parallel and sequential part of the program.
Preliminary results
In this section we present the results obtained with the rst prototype of the compiler Fortran-S. The results for di erent decomposition factor are given in tables 1, 2 and 3. The  table have Error: The error number given in output of the because program
The text Not enough mem. in table 2 and 3 indicates that there was not enough memory to store the mesh. For the speedup computation, it would have been possible to run the program on one processor and allocating more processors to get their memory for shared variables. But in that solution page fault would have occur and so the results would not be completly representative of the performance of one processor. The SVM KOAN behaves well on that application as shown by the koan time given in table 1, 2 and 3. This thanks to the locality of access to the mesh when using BLOCK iteration partitioning. A non negligible part of the time is spend in the DMERGEADD() routine where contributions of the di erent processor are merge. For instance for a 3D mesh with 10648 nodes and 16 processors the time spend in the DMERGEADD() routine is 0.7 second. This is worst in the case of 32 processors and constitute the actual limit for the speedup. 
